



September 1997  
Revised December 1999

## FST3253

### Dual 4:1 Multiplexer/Demultiplexer Bus Switch

#### General Description

The Fairchild Switch FST3253 is a dual 4:1 high-speed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

When  $\overline{OE}$  is LOW,  $S_0$  and  $S_1$  connect the A Port to the selected B Port output. When  $\overline{OE}$  is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

#### Features


- 4Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low  $I_{CC}$ .
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

#### Ordering Code:


Order Number	Package Number	Package Description
FST3253M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
FST3253QSC	MQA16	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3253MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### Logic Diagram



#### Connection Diagram



#### Pin Descriptions

Pin Name	Description
$\overline{OE}_1$ , $\overline{OE}_2$	Bus Switch Enables
$S_0$ , $S_1$	Select Inputs
A	Bus A
$B_1$ , $B_2$ , $B_3$ , $B_4$	Bus B

#### Truth Table

$S_1$	$S_0$	$\overline{OE}_1$	$\overline{OE}_2$	Function
X	X	H	X	Disconnect 1A
X	X	X	H	Disconnect 2A
L	L	L	L	$A = B_1$
L	H	L	L	$A = B_2$
H	L	L	L	$A = B_3$
H	H	L	L	$A = B_4$

**Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V		
DC Switch Voltage ( $V_S$ )	-0.5V to +7.0V		
DC Input Voltage ( $V_{IN}$ )(Note 2)	-0.5V to +7.0V		
DC Input Diode Current ( $I_{IK}$ ) $V_{IN} < 0V$	-50mA		
DC Output ( $I_{OUT}$ ) Sink Current	128mA		
DC $V_{CC}/GND$ Current ( $I_{CC}/I_{GND}$ )	+/- 100mA		
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150 °C		

**Recommended Operating Conditions**(Note 3)

Power Supply Operating ( $V_{CC}$ )	4.0V to 5.5V
Input Voltage ( $V_{IN}$ )	0V to 5.5V
Output Voltage ( $V_{OUT}$ )	0V to 5.5V
Input Rise and Fall Time ( $t_r, t_f$ )	
Switch Control Input	0ns/V to 5ns/V
Switch I/O	0ns/V to DC
Free Air Operating Temperature ( $T_A$ )	-40 °C to -85 °C

**Note 1:** The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The Recommended Operating Conditions tables will define the conditions for actual device operation.

**Note 2:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

**Note 3:** Unused control inputs must be held HIGH or LOW. They may not float.

**DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			Units	Conditions
			Min	Typ (Note 4)	Max		
$V_{IK}$	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18\text{mA}$
$V_{IH}$	High Level Input Voltage	4.0–5.5	2.0			V	
$V_{IL}$	Low Level Input Voltage	4.0–5.5			0.8	V	
$I_I$	Input Leakage Current	5.5			$\pm 1.0$	$\mu\text{A}$	$0 \leq V_{IN} \leq 5.5\text{V}$
$I_{OZ}$	OFF-STATE Leakage Current	5.5			$\pm 1.0$	$\mu\text{A}$	$0 \leq A, B \leq V_{CC}$
$R_{ON}$	Switch On Resistance (Note 5)	4.5		4	7	$\Omega$	$V_{IN} = 0\text{V}, I_{IN} = 64\text{mA}$
		4.5		4	7	$\Omega$	$V_{IN} = 0\text{V}, I_{IN} = 30\text{mA}$
		4.5		8	15	$\Omega$	$V_{IN} = 2.4\text{V}, I_{IN} = 15\text{mA}$
		4.0		11	20	$\Omega$	$V_{IN} = 2.4\text{V}, I_{IN} = 15\text{mA}$
$I_{CC}$	Quiescent Supply Current	5.5			3	$\mu\text{A}$	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	5.5			2.5	mA	One input at 3.4V Other inputs at $V_{CC}$ or GND

**Note 4:** Typical values are at  $V_{CC} = 5.0\text{V}$  and  $T_A = +25^{\circ}\text{C}$

**Note 5:** Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

## AC Electrical Characteristics

Symbol	Parameter	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $C_L = 50\text{pF}, R_U = RD = 500\Omega$				Units	Conditions	Figure No.			
		$V_{CC} = 4.5 - 5.5\text{V}$		$V_{CC} = 4.0\text{V}$							
		Min	Max	Min	Max						
$t_{PHL}, t_{PLH}$	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	$V_I = \text{OPEN}$	Figure 1 Figure 2			
	Prop Delay, Select to Bus A	1.0	5.3		6.3						
$t_{PZH}, t_{PZL}$	Output Enable Time, Select to Bus B	1.0	5.3		6.0	ns	$V_I = 7\text{V}$ for $t_{PZL}$ $V_I = \text{OPEN}$ for $t_{PZH}$	Figure 1 Figure 2			
	Output Enable Time, $I_{OE}$ to Bus A, B	1.0	5.3		6.2						
$t_{PHZ}, t_{PLZ}$	Output Disable Time, Select to Bus B	1.0	5.8		6.2	ns	$V_I = 7\text{V}$ for $t_{PLZ}$ $V_I = \text{OPEN}$ for $t_{PHZ}$	Figure 1 Figure 2			
	Output Disable Time, $I_{OE}$ to Bus A, B	1.0	5.5		6.2						


**Note 6:** This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

## Capacitance (Note 7)

Symbol	Parameter	Typ	Max	Units	Conditions
$C_{IN}$	Control Pin Input Capacitance	3		pF	$V_{CC} = 5.0\text{V}$
$C_{I/O}$	A Port	13		pF	$V_{CC}, \text{OE} = 5.0\text{V}$
	B Port	5		pF	

**Note 7:**  $T_A = +25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ , Capacitance is characterized but not tested.

## AC Loading and Waveforms



**Note:** Input driven by 50  $\Omega$  source terminated in 50  $\Omega$

**Note:**  $C_L$  includes load and stray capacitance

**Note:** Input PRR = 1.0 MHz,  $t_W = 500\text{ ns}$

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms

FST3253


**Physical Dimensions** inches (millimeters) unless otherwise noted



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
Package Number M16A



DETAIL A  
TYPICAL, SCALE: 40%




DIMENSIONS ARE IN INCHES

MQA16 (REV A)

16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide  
Package Number MQA16

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Package Number MTC16

**Technology Description**

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)